Synthesis of high quality n-type CdS nanobelts and their applications in nanodevices
The In doped CdS NBs were synthesized via a CVD method. CdS ͑99.995%͒ powders were used as the source, and pieces of Si wafers covered with 10 nm thick thermally evaporated Au catalysts were used as the substrates. Small amount of In ͑6N͒ grain was used as the doping source. Prior to heating, a quartz tube inside a tube furnace was cleaned with high-purity argon ͑Ar͒ for 90 min. Then under a constant Ar flow ͓200 SCCM ͑SCCM denotes cubic centimeter per minute at STP͔͒, the furnace was rapidly heated to 850°C. A quartz boat loaded with In grain, CdS powders, and Si substrates in sequence was inserted into the quartz tube, with In grain at the upstream side of the flowing Ar. The distance between In and CdS was about 20 cm, and that between CdS and the Si substrates was about 10 cm. The synthesis duration was about 2 h. The unintentionally doped CdS NBs were synthesized under similar experimental conditions except for using the In doping source. The synthesized products were characterized by using field emission scanning electron microscope ͑FESEM͒ ͑AMRAY 1910 FE͒ and high-resolution transmission electron microscope ͑HR-TEM͒ ͑Tecnai F30͒ equipped with an energy-dispersive x-ray ͑EDX͒ spectroscope. Room temperature electrical transport measurements on CdS NB-FETs were done with a semiconductor characterization system ͑Keithley 4200͒. The EL measurements of the CdS NB/ p + -Si heterojunction LEDs were done with a microzone confocal Raman spectroscopy ͑HORIBA Jobin Yvon, LabRam HR 800͒ equipped with a color charge-coupled device ͑CCD͒ camera.
The FESEM and HRTEM results of In doped and unintentionally doped CdS NBs are similar. Figure 1͑a͒ eral hundred microns in length, 0.3-10 m in width, and 50-300 nm in thickness, which can be partially controlled by the synthesis temperature. Figure 1͑b͒ is a HRTEM image of a CdS NB. The corresponding selected area electron diffraction ͑SAED͒ pattern recorded along the ͓2110͔ zone axis is shown in the inset. The lattice planes with space distance of about 0.67 nm are clearly seen along the growth direction. According to JCPDS data, 18 these planes can be indexed as ͑0001͒ planes. Corresponding Miller indices are labeled in the SAED pattern. The HRTEM measurements demonstrate that the synthesized NB is single crystal wurtzite CdS, and the growth direction is ͓0001͔. No In element is detected in the In doped CdS NBs by the EDX spectroscope with a sensitivity of 1%.
The CdS NB-FETs were prepared by dropping CdS NBs suspension onto oxidized p-Si ͑ϳ10 ⍀ cm͒ substrates which have a SiO 2 layer of about 600 nm thick. UV lithography and lift-off processes were used to define the source and drain In/ Au electrodes. The underlying p-Si was used as back gate. Field effect is barely observed in the NB-FETs fabricated with the unintentionally doped CdS NBs which have a resistivity around 10 4 ⍀ cm. The inset of Fig. 2͑a͒ shows FESEM image of a CdS NB-FET fabricated with an In doped CdS NB. The width W and thickness T of the CdS NB are about 780 and 200 nm, respectively. The spacing L between the source and drain electrodes is about 2.6 m. Figure 2͑a͒ shows the source-drain current ͑I sd ͒ versus source-drain voltage ͑V sd ͒ relations measured at various gate voltages ͑V g ͒ from −15 to + 15 V. It clearly shows that the device is n-type depletion-mode FET. From I sd -V sd curve measured at V g = 0, and dimensions of the CdS NB, we can obtain the resistivity ͑͒ of the CdS NB to be about 3.72 ⍀ cm, much lower than that of the unintentionally doped CdS NBs. This indicates that the electron concentration in the In doped CdS NBs has increased dramatically. The I sd vs V g relation ͑V sd = 0.8 V͒ on an exponential scale is shown in Fig. 2͑b͒ . From this curve, a threshold voltage V th is read to be −13.5 V, and an on-off ratio is obtained to be greater than 10 8 . This is the largest on-off ratio reported for CdS NW/NB-FETs so far.
From the magnified I sd vs V g relation at the subthreshold region shown in the inset of Fig. 2͑b͒ , we obtain a subthreshold swing of about 65 mV/ decade, which is quite close to the theoretical limit value of 60 mV/ decade. 19 The carrier concentration ͑n e ͒ and the electron mobility ͑ e ͒ can be estimated by n e = C G V th / eWLT or n e =1/q e and e = g m ͑L 2 / C G V sd ͒, where C G is the gate capacitance and g m ͑=dI sd / dV g ͒ is the transconductance. 19, 20 The g m value is
obtained to be about 200 nA/ V at V sd = 0.8 V. Assuming a parallel plate capacitor model in our CdS NB-FETs, The CdS NB/ p + -Si heterojunction LEDs were fabricated as follows: First, p + -Si pads ͑200 m long, 50 m wide͒ were patterned by UV lithography followed by inductively coupled plasma etching on silicon-on-insulator ͑SOI͒ substrates with a 100 nm thick SOI and a 380 nm thick box. Then CdS NBs were assembled across the edges of the Si pads to form nanoheterojunctions. In/ Au electrodes to CdS NBs were defined the same way as that mentioned above. The FESEM image of an as-fabricated device is shown in the inset of Fig. 3͑a͒ . No light emissions could be observed in the unintentionally doped CdS NB/ p + -Si heterojunctions due to the very low injected current density.
A typical I-V curve of an In doped n-CdS NB/ p + -Si heterojunction LEDs is shown in Fig. 3͑a͒ . A good rectification characteristic is present. The turn-on voltage is around 1.7 V. When the forward bias is above 5 V, green light spots can be seen from the LEDs even by naked eyes. The inset of Fig. 3͑b͒ shows a room temperature EL image of a LED at a forward bias of 8 V recorded by a color CCD camera. Figure  3͑b͒ shows the EL spectrum measured at light spot. We can see an intense sharp CdS band-edge emission peaked around 506 nm with full width at half maximum of only about 11 nm. The well known deep-level defect emissions from CdS, which may be due to radiative recombination involving impurity and/or defect levels, 21 have not been found in this spectrum. These results indicate the In doped n-type CdS NBs are with high crystal quality.
In conclusion, high quality n-type CdS NBs have been synthesized via an in situ In doping CVD method and have been fabricated into CdS NB-FETs and CdS NB/ p + -Si heterojunction LEDs. The mobilities of these CdS NBs are com- 
